

# BIPOLAR JUNCTION TRANSISTORS


A semiconductor device consisting of two p-n junctions formed by sandwiching either p-type or n-type semiconductor b/w a pair of opposite types is known as a transistor.

It is also known as Bipolar Junction transistor (BJT) since its operation depends upon the interaction of both the majority and minority carriers.

- Merits :-
- (i) higher efficiency
  - (ii) more mechanical strength
  - (iii) light in weight
  - (iv) smaller in size
  - (v) smaller power consumption etc

## CONSTRUCTION OF TRANSISTOR

It consists of two PN-junction diodes, which are cemented back to back or front-to-front. In other words, it may either have a N-type semiconductor sandwiched b/w two P-type semiconductors or a P-type semiconductor inserted b/w two N-type semiconductors.



Two arrangements are referred as PNP or NPN transistors (as shown in fig. (a) and (b))



The BJT (PNP or NPN transistor) has three regions - emitter, base and collector and having two junc<sup>ns</sup> i.e. emitter-base and collector-base.

1. **EMITTER**:- This region is the heavily doped region as compared to base and collector. The size of emitter is more than base but less than the collector.
2. **BASE**: The size of base region is extremely small, it is less than emitter as well as the collector. The doping intensity of base is also less than emitter and collector.
3. **COLLECTOR**: The collector terminal is moderately doped, and the size of collector region is slightly more than emitter region.

### BJT BIASING


Different modes of transistor operation depends upon the bias cond<sup>n</sup> of each of the two junc<sup>ns</sup> namely, emitter-base and collector-base junc<sup>n</sup>.

Mode of operation	Emitter-Base Junc <sup>n</sup>	Collector-Base Junc <sup>n</sup>
1. Active	F-B.	R-B.
2. Cut-off	R-B.	F-B.
3. Saturation	F-B.	F-B.


\* In Amplifiers and oscillators circuits, transistors must operate in active mode, whereas in switching and other logical circuits, transistors must operate in either cut-off or in saturation mode.



# Circuit Symbols of PNP and NPN bipolar transistors :-




(a) PNP



(b) NPN

## TRANSISTOR OPERATION



(Working of n-p-n transistor)

1. An n-p-n transistor circuit is shown in above fig. Emitter-Base junc<sup>n</sup> is F.B. while collector-base junc<sup>n</sup> is R.B.

The F.B. voltage  $V_{EB}$  is quite small whereas R.B. voltage  $V_{CB}$  is considerably high. As emitter-base junc<sup>n</sup> is F.B. a large no. of electrons (majority carriers) in the emitter are pushed towards base. This constitutes the emitter current  $I_E$ .


When these electrons enter the p-type material (Base) they tend to combine with holes. Since the base is lightly doped and very thin, only a few electrons (less than 5%) combine with holes to constitute the base current  $I_B$ .



The remaining electrons (more than 95%) diffuse across the thin base region and reach the collector space charge layer. These electrons combine under the influence of +vely biased n-region and are attracted or collected by the collector. This constitutes collector current  $I_C$

$$\therefore I_E = I_C + I_B$$

### WORKING OF PNP TRANSISTOR



In this the emitter-base junction is F-B and collector-base junction is R-B.  $V_{EB}$  is quite small whereas  $V_{CB}$  is considerably high. As the emitter-base junction is F-B, a large no. of holes in the emitter are pushed towards the base, which constitutes to  $I_E$ . When these holes enter p-type material (base) they tend to combine with electrons. Since the base is lightly doped and very thin only a few electrons (less than 5%) combine with electrons to constitute base current  $I_B$ .

The remaining holes (more than 95%) diffuse across the thin base region and reach the collector space charge layer, which constitutes to  $I_C$

$$I_E = I_B + I_C$$



\* Most of the transistors are n-p-n type and not p-n-p type because in n-p-n transistors the current conduction is mainly due to electrons whereas in p-n-p transistors the current conduction is mainly by holes. As electrons are more mobile than holes we can have conduction in n-p-n transistors.

### TRANSISTOR CONFIGURATION

The BJT can be connected in 3 ways in a circuit as follows:-

- (i) Common emitter (CE) configuration, in which emitter terminal is common w/o input (base) and output (collector) circuits.
- (ii) Common Base (CB) configuration, in which base terminal is common w/o input (emitter) and output (collector) circuits.
- (iii) Common Collector (CC) configuration, in which collector terminal is common w/o input (base) and o/p (emitter) circuits.

### COMMON BASE CONFIGURATION




fig. (1)




fig. (2)

The common base circuit arrangement for n-p-n transistor and p-n-p transistor is shown in fig. (1) and (2)



Current Amplification factor ( $\alpha$ ) :- (Ratio of o/p current to i/p current)

$\alpha$  is defined as the ratio of change in collector current to change in emitter current at constant  $V_{CB}$ .

$$\alpha = \frac{\Delta I_C}{\Delta I_E} \Big|_{V_{CB} = \text{constant}}$$

We know that,

$$I_E = I_C + I_B$$

$$\therefore \Delta I_E = \Delta I_C + \Delta I_B$$

$$\frac{\Delta I_C}{\Delta I_E} = \frac{\Delta I_C}{\Delta I_C + \Delta I_B}$$

$$1 = \alpha + \frac{\Delta I_B}{\Delta I_E}$$

$$\therefore \alpha = 1 - \frac{\Delta I_B}{\Delta I_E}$$

Practical values of  $\alpha$  in commercial transistors is 0.95 to 0.99.

Collector Current :-

Total collector current consists of :-



- (i) A large percentage of emitter current that reaches the collector terminal i.e.  $\alpha I_E$
- (ii) The leakage current ( $I_{\text{leakage}}$  or  $I_{CBO}$ ) :-  
This current is due to movement of minority carriers across the collector base junction as the junction is heavily R.B.

$$I_C = \alpha I_E + I_{CBO}$$

$I_{CBO}$  = Collector to base reverse saturation current.



## COMMON COLLECTOR CONFIGURATION



The CC circuit arrangement for npn & pnp transistor is shown in fig. 1 and fig. 2

### Current Amplification factor :-

$$\gamma = \frac{\text{O/p current}}{\text{I/p current}}$$

$$\gamma = \frac{I_E}{I_B}$$

### Relation b/w $\gamma$ and $\alpha$ :-

$$\gamma = \frac{I_E}{I_B} \quad \text{and} \quad \alpha = \frac{I_C}{I_E}$$

$$\text{Also } I_E = I_C + I_B$$

$$I_B = I_E - I_C$$

$$\gamma = \frac{I_E}{I_E - I_C}$$

dividing numerator & denominator by  $I_E$   
On R.H.S

$$\gamma = \frac{I_E/I_E}{I_E/I_E - I_C/I_E} = \frac{1}{1 - \alpha}$$

$$\therefore \boxed{\gamma = \frac{1}{1 - \alpha}}$$



## Relation b/w $\alpha$ , $\beta$ and $\gamma$

We know that

$$\beta + 1 = \frac{1}{1 - \alpha}$$

$$\therefore \boxed{\gamma = \frac{1}{1 - \alpha} = \beta + 1}$$

## Collector Current

$$I_C = \alpha I_E + I_{CBO} \quad \text{--- (1)}$$

$$I_E = I_C + I_B \quad \text{--- (2)}$$

putting (2) in (1)

$$I_C = \alpha (I_C + I_B) + I_{CBO}$$

$$I_C = \alpha I_C + \alpha I_B + I_{CBO}$$

$$I_C (1 - \alpha) = \alpha I_B + I_{CBO}$$



$$I_C = \frac{\alpha}{1 - \alpha} I_B + \frac{1}{1 - \alpha} I_{CBO}$$

$$\boxed{I_C = \beta I_B + \gamma I_{CBO}}$$

$$\boxed{I_C = \beta I_B + (1 + \beta) I_{CBO}}$$



# COMMON EMITTER CONFIGURATION



The CE circuit arrangement for npn transistor and p-n-p transistor is shown in fig. 1 and fig. 2

## Current Amplification factor ( $\beta$ ):-

$$\beta = \frac{\text{o/p current}}{\text{i/p current}}$$

$$\beta_{dc} = \frac{I_c}{I_B} \quad \text{and} \quad \beta_{ac} = \frac{\Delta I_c}{\Delta I_B}$$

$$\beta = \frac{I_c}{I_B}$$

## Relation b/w $\alpha$ and $\beta$

we know that

$$\beta = \frac{I_c}{I_B} \quad \text{and} \quad \alpha = \frac{I_c}{I_E}$$

$$\Rightarrow I_E = I_c + I_B$$

$$I_B = I_E - I_c$$

$$\beta = \frac{I_c}{I_E - I_c} \times \frac{I_E}{I_E}$$

$$= \frac{I_c / I_E}{1 - I_c / I_E}$$



$$\therefore \boxed{\beta = \frac{\alpha}{1-\alpha}}$$

$$\begin{aligned}\beta + 1 &= \frac{\alpha}{1-\alpha} + 1 \\ &= \frac{\alpha + 1 - \alpha}{1-\alpha}\end{aligned}$$

$$\boxed{\beta + 1 = \frac{1}{1-\alpha}}$$

Collector current :-

$$I_E = I_C + I_B \text{ and } I_C = \alpha I_E + I_{CBO}$$

$$\therefore I_C = \alpha (I_C + I_B) + I_{CBO}$$

$$I_C (1-\alpha) = \alpha I_B + I_{CBO}$$

$$I_C = \frac{\alpha}{1-\alpha} I_B + \frac{1}{1-\alpha} I_{CBO}$$

$$\boxed{I_C = \beta I_B + (\beta + 1) I_{CBO}}$$

If  $I_B = 0$ ,  $I_C$  is abbreviated as  $I_{CEO}$

$I_{CEO}$  = collector emitter current with base open

$$I_{CEO} = \frac{1}{1-\alpha} I_{CBO}$$

$$\boxed{\therefore I_C = \beta I_B + I_{CEO}}$$



Ques 1 In a CB configuration, the current amplification factor is 0.97. If the emitter current is 1mA, determine the value of base current

Sol<sup>n</sup>

We know that

$$\alpha = \frac{I_C}{I_E}$$

$$\text{OR } I_C = \alpha I_E$$

$$\alpha = 0.97, I_E = 1\text{mA}$$

$$I_C = 0.97\text{mA}$$

$$I_E = I_C + I_B$$

$$I_B = I_E - I_C = 1 - 0.97$$

$$\therefore I_B = 0.03\text{mA}$$

Ques 2 The emitter current  $I_E$  in a transistor is 3mA. If the leakage current  $I_{CBO}$  is 5 $\mu$ A and  $\alpha = 0.98$ . Calculate  $I_C$  and  $I_B$  (for CB configuration)

$$I_C = \alpha I_E + I_{CBO}$$

$$\alpha = 0.98$$

$$I_E = 3\text{mA} \text{ and } I_{CBO} = 5\mu\text{A} = 0.005\text{mA}$$

$$\therefore I_C = 0.98 \times 3 + 0.005$$

$$I_C = 2.945\text{mA}$$

$$I_E = I_C + I_B$$


$$I_B = I_E - I_C$$

$$I_B = (3 - 2.945)\text{mA}$$

$$I_B = 55\mu\text{A}$$



Ques 3. In CB configuration the value of  $\alpha = 0.98$ . A voltage drop of  $4.9V$  is obtained across a resistor  $5k\Omega$  when connected in collector circuit. Find  $I_B$ .



$$I_C = \frac{4.9}{5k\Omega} = 0.98mA ; \alpha = \frac{I_C}{I_E}$$

$$I_E = \frac{I_C}{\alpha} = \frac{0.98mA}{0.98} = 1mA$$

$$I_E = I_B + I_C$$

$$I_B = I_E - I_C$$

$$= 1 - 0.98$$

$$I_B = 0.02mA$$

Ques 4. Calculate the value of emitter current in a transistor for which  $\beta = 40$  and  $I_B = 25\mu A$  (for CE configuration)

$$\beta = 40$$

$$I_B = 25\mu A$$

$$I_E = ?$$

$$\beta = \frac{I_C}{I_B}$$

$$I_C = \beta I_B = 40 \times 25 = 1000\mu A$$

$$I_E = I_C + I_B$$


$$= 1000 + 25$$

$$I_E = 1025\mu A = 1.025mA$$



Ques 5. In a CE configuration the collector supply voltage is 10V. When a resistor  $R_C = 1\text{ k}\Omega$  is connected in a collector circuit, the voltage drop across it is 0.5V, For  $\alpha = 0.98$ , determine

- (i)  $V_{CE}$
- (ii)  $I_B$ .



$$V_{CE} = V_{CC} - \text{drop in } R_C$$

$$= 10 - 0.5 = 9.5\text{V}$$

$$\therefore \boxed{V_{CE} = 9.5\text{V}}$$

$$I_B = ?$$

$$\beta = \frac{I_C}{I_B}$$

$$I_B = \frac{I_C}{\beta}$$

$$\beta = \frac{\alpha}{1-\alpha} = \frac{0.98}{1-0.98} = 49$$

$$I_C = \frac{0.5}{1\text{ k}\Omega} = 0.5\text{ mA}$$

$$I_B = \frac{0.5\text{ mA}}{49}$$

$$\boxed{I_B = 0.0102\text{ mA}} \text{ Ans.}$$




## TRANSISTOR LOAD LINES

It is defined as the locus of operating point on the output char. of the transistor. It is the line on which operating point moves when ac signal is applied to the transistor.

### dc load line

Let us consider a CE amplifier circuit with base resistor  $R_B$  and collector resistor  $R_C$ .



In the output chrt, apply KVL:

$$V_{CC} = V_{CE} + I_C R_C$$

$$V_{CE} = V_{CC} - I_C R_C$$

$$I_C = \frac{-V_{CE}}{R_C} + \frac{V_{CC}}{R_C} \quad \text{--- (1)}$$

As,  $V_{CC}$  &  $R_C$  are constant fixed values i.e.  $\frac{V_{CC}}{R_C}$  is constant

$\therefore$  eq<sup>n</sup> (1) represents a straight line eq<sup>n</sup>  $y = mx + c$

where  $m = \text{slope of line} = -\frac{1}{R_C}$  &

$\frac{V_{CC}}{R_C} = \text{intercept of line on the Vertical Current axis of Op Char.}$



consider, (i) when  $I_C = 0$

$V_{CE} = V_{CC}$ ; Cut-off pt. A


(ii) when  $V_{CE} = 0$

$I_C = \frac{V_{CC}}{R_C}$ ; Saturation pt. B

The dc load line is given by joining pts A and B.

The intersection of dc load line and characteristic curve gives the operating point (or Q-point or quiescent point)

\* The dc load line gives the dynamic behaviour of the circuit and Q-point provides the value of  $I_C$  and  $V_{CE}$ .



### ac load line

On applying the ac signal to the input, Q-point remains stable while transistor voltage  $V_{CE}$  and collector current  $I_C$  vary about the point.

If we draw ac load line, it has steeper slope than the dc load line but two lines will intersect at the Q-point.



The effective ac load Resistance,  $R_{ac} =$

$$\frac{1}{R_{ac}} = \frac{1}{R_c} + \frac{1}{R_L} \quad (R_L \parallel R_c)$$
$$= \frac{R_L + R_c}{R_c R_L}$$


$$\therefore R_{ac} = \frac{R_c R_L}{R_c + R_L} \quad (\because R_c < R_L)$$

$$\Rightarrow R_{ac} = R_c$$

To draw ac load line, max.  $V_{CE}$  and max.  $I_C$  is required in presence of ac signal

$$V_{CE} = V_{CEQ} + I_{CQ} R_{ac} \quad (\text{Cut-off point C})$$

$$I_C = I_{CQ} + \frac{V_{CEQ}}{R_{ac}} \quad (\text{Saturation point D})$$





Ques. In CE configuration,  $V_{CC} = 10V$ ,  $R_L$  is  $8k\Omega$ . Draw dc load line. Determine the Q-pt for zero signal if base current is  $15\mu A$  and  $\beta = 40$

$$V_{CC} = 10V$$

$$R_L = 8k\Omega$$

$$I_B (\text{zero signal base current}) = 15\mu A$$

$$\beta = 40$$

for CE configuration

$$V_{CE} = V_{CC} - I_C R_C$$

$$\text{for } V_{CE} = 0$$

$$I_C = \frac{V_{CC}}{R_L} = 1.25mA \quad (\text{pt A on load line})$$

$$\text{for } I_C = 0, V_{CE} = V_{CC} = 10V \quad (\text{pt B on load line})$$

Zero signal collector current

$$I_C = \beta I_B$$

$$= 40 \times 15 \times 10^{-6} = 0.6mA$$

$$V_{CE} = V_{CC} - I_C R_L$$

$$= 10 - 0.6 \times 10^{-3} \times 8 \times 10^3$$



$$= 5.2V$$

$\therefore$  Operating point is  $(5.2V, 0.6mA)$  Ans.



Ques 2. In a transistor amplifier as shown in fig.,  
 $R_C = 8\text{K}\Omega$ ,  $R_L = 24\text{K}\Omega$  and  $V_{CC} = 24\text{V}$ .

Draw the dc load line, determine the optimum operating point. Also draw the ac load line.



Soln:- Given  $R_C = 8\text{K}\Omega$   
 $R_L = 24\text{K}\Omega$   
 $V_{CC} = 24\text{V}$

(a)  $I_C$  (saturation), when  $V_{CE} = 0$

$$I_C = \frac{V_{CC}}{R_C} = \frac{24}{8 \times 10^3} = 3\text{mA} \quad (\text{point B on dc load line})$$

•  $V_{CE}$  (cut-off) when  $I_C = 0$

$$V_{CE} = V_{CC} = 24\text{V} \quad (\text{point A on dc load line})$$

(b) Optimum operating point :- Midway of the load line AB provides the optimum or max. operating point  $I_C(Q)$  and  $V_{CE}(Q)$

$$I_C(Q) = \frac{I_C}{2} = 1.5\text{mA}$$

$$V_{CE}(Q) = \frac{24}{2} = 12\text{V}$$

(c) An AC-load line

$$I_c (\text{saturation}) = I_c(Q) + \frac{V_{CE}(Q)}{R_{ac}}$$
$$= 1.5 + \frac{12}{6 \times 10^3}$$
$$= 3.5 \text{ mA}$$


and  $V_{CE} (\text{cut-off}) = V_{CE}(Q) + I_{CQ} R_{ac}$

$$= 12 + 1.5 \times 10^{-3} \times 6 \times 10^3 = 21 \text{ V}$$

$$[ R_{ac} = R_C \parallel R_L = \frac{R_C R_L}{R_C + R_L} = 6 \text{ k}\Omega ]$$



Ques. A circuit is shown in fig. Analyze it for diff. regions of operation.



Given  $V_{BB} = 5V$

$V_{CC} = 5V$

$\beta = 100$

$R_C = 2k\Omega$

$R_B = 50k\Omega$

(a) If transistor operates in active region

$$I_B = \frac{V_{BB} - V_{BE}}{R_B} \quad (V_{BE} = 0.7V \text{ for Si})$$

$$I_B = \frac{5 - 0.7}{50} = 0.086 \text{ mA}$$

$$I_C = \beta I_B = 100 \times 0.086 \text{ mA} = 8.6 \text{ mA}$$

$$\begin{aligned} \text{Collector Voltage } V_C &= V_{CC} - I_C R_C \\ &= 5 - 8.6 \times 2 \\ &= -7.2V \end{aligned}$$

Value of  $V_C$  is impossible because of +ve  $V_{CC}$  and emitter is grounded  
So, transistor cannot operate in active region

(b) Consider the transistor operation in saturation region

$$\begin{aligned} I_B &= \frac{V_{BB} - V_{BE, \text{sat}}}{R_B} \quad (V_{BE, \text{sat}} = 0.8V) \\ &= \frac{5 - 0.8}{50} = 0.084 \text{ mA} \end{aligned}$$

$$I_C = \frac{V_{CC} - V_{CE, sat}}{R_C} \quad (V_{CE, sat} = 0.2V)$$

$$= \frac{10 - 0.2}{2} = 4.9mA$$


$$= \frac{10 - 0.2}{2} = 4.9mA$$

$$I_{B, min} = \frac{I_{C, sat}}{\beta} = \frac{4.9mA}{100} = 0.049mA$$

Here  $I_B > I_{B, min}$

$\therefore$  transistor will definitely operate in saturation region.

Ques. The p-n-p transistor in fig. has  $\beta = 50$ . Find the value of  $R_C$  to obtain  $V_C = +5V$ . What happens if the transistor is replaced with another transistor having  $\beta = 100$ .



(a.)  $R_B = 100k\Omega$ ,  $V_{EE} = 10V$   
 $V_{BE} = 0.7V$  (in active mode)  $V_C = +5V$

Apply KVL in input

$$V_{EE} = V_{BE} + I_B R_B$$

$$I_B = \frac{V_{EE} - V_{BE}}{R_B} = \frac{10 - 0.7}{100} = 0.093mA$$



$$I_C = \beta I_B = 50 \times 0.093 = 4.65 \text{ mA}$$

$$\therefore R_C = \frac{V_C}{I_C} = \frac{5}{4.65} = 1.08 \text{ k}\Omega$$


(b) If the transistor is replaced by another one having  $\beta = 100$

$$I_C = \beta I_B = 100 \times 0.093 = 9.3 \text{ mA}$$

$$V_C = I_C R_C = 9.3 \times 1.08 = 10.04 \text{ V}$$

This shows that transistor will operate in saturation region as collector voltage is greater than base voltage

Ques. A fixed bias circuit has  $R_C = 3.3 \text{ k}\Omega$  and  $V_{CC} = 15 \text{ V}$ . The transistor has a typical current gain of 60 with min. & max. of 30 and 90 resp. Select the value of  $R_B$  to give  $V_{CE} = 5 \text{ V}$ .



$$30 < \beta < 90$$

$$I_C = \frac{V_{CC} - V_{CE}}{R_C} = \frac{15 - 5}{R_C} = \frac{10}{3.3 \times 10^3} = 3.03 \text{ mA}$$

$$\text{Since } \beta = \frac{I_C}{I_B} \Rightarrow I_B = \frac{I_C}{\beta}$$

Typical value of  $\beta = 60$


$$\therefore I_B = \frac{3.03 \times 10^{-3}}{60} = 50.5 \times 10^{-6} \text{ Amp}$$

from eqn (2)

$$R_B = \frac{V_{CC} - V_{BE}}{I_B}$$

( $V_{BE} = 0.7V$  for  $\beta^0$  transistor)

$$= \frac{15 - 0.7}{50.5 \times 10^{-6}} = 283.16 \text{ k}\Omega$$





## THERMAL RUNAWAY

The collector current (or current gain,  $\beta_{dc}$ ) of a transistor strongly depends on two parameters

- (i) Transistor
- (ii) Temperature

In a circuit, if transistor is replaced by another, then  $I_c$  and  $V_{CE}$  also change. Similarly  $I_c$  (or  $\beta_{dc}$ ) varies with temp. Circuit analysis of transistor indicates that  $\beta_{dc}$  increases with increasing temp and decreases with decreasing temp.

So, for faithful Amplification of input signal, Q-point must remain fixed, irrespective of these variations. This process is known as stabilization.

Thermal Runaway is the process in which collector current increases with temp. As collector current increases, temp of the junc<sup>n</sup> increases due to power dissipation ( $I_c R$ ) at the collector junc<sup>n</sup>. ~~The~~ <sup>The</sup> increases <sup>in</sup> temp.

$\Delta T$  increases the collector current thereby further increasing in the temp. As a result a self-destruction of transistor is possible.

This process is cumulative and fast and may cause the transistor to be destroyed or damaged. Therefore, in any transistor circuit, this effect should be avoided.



# \* STABILITY FACTOR \*

In a transistor ckt, it is necessary and desirable to keep  $I_C$  and  $V_{CE}$  constant so that Q-point becomes stable. There are 2 methods to make operating point fixed.

- (i) Stabilization (ii) Compensation

In the first case, biasing ckt. is used and in 2nd case temp. sensitive devices such as diodes, thermistors etc. are used to compensate the variations in voltages & currents to keep operating point ( $I_{CQ}, V_{CEQ}$ ) constant.

Stability factor,  $S$  is defined as the <sup>rate of</sup> change of collector current with respect to  $I_{C0}$  current by keeping  $\beta_{dc}$  and  $V_{CE}$  constant.

$$S = \left( \frac{\partial I_C}{\partial I_{C0}} \right)_{\beta_{dc} \text{ and } V_{CE}} \approx \frac{\Delta I_C}{\Delta I_{C0}}$$

In CE configuration,

$$I_C = \beta_{dc} I_B + (1 + \beta_{dc}) I_{C0}$$

diff. differentiating with respect to  $I_C$

$$1 = \frac{\beta_{dc} \frac{\partial I_B}{\partial I_C} + (1 + \beta_{dc}) \frac{\partial I_{C0}}{\partial I_C}}{\partial I_C}$$

$$S = \frac{1 + \beta_{dc}}{1 - \beta_{dc} \left( \frac{\partial I_B}{\partial I_C} \right)}$$

for a circuit in which  $I_B$  &  $I_C$  are independent  
i.e.  $\frac{\partial I_B}{\partial I_C} = 0$




$$S = 1 + \beta_{dc}$$



# \* EBER-MOLL'S MODEL \*

Eber-Moll Model is called the coupled diode model which describes the dc char. of a transistor. This model generalizes the behaviour of a transistor by considering the normal and inverted mode of operations.

Let us consider the PNP transistors,



(Fig. 1) (Normal operation) (Inverted operation)

During normal operation,  $V_{EB}$  is F.B. and  $V_{CB}$  is R.B.

$$I_{EN} = I_{EO} (e^{V_{EB}/V_T} - 1)$$

$$\text{and } I_{CN} = \alpha_N I_{EN} \\ = \alpha_N I_{EO} (e^{V_{EB}/V_T} - 1)$$

where  $I_{EO}$  and  $\alpha_N$  are reverse saturation currents at emitter junction and current amplification factor in normal operation.

$I_{EN}$  and  $I_{CN}$  are emitter & collector current resp. in normal mode.

Under inverted mode,  $V_{EB}$  is R.B. and  $V_{CB}$  is F.B.

$$\therefore I_{CI} = -I_{CO} (e^{V_{CB}/V_T} - 1)$$

$$I_{EI} = \alpha_I I_{CI} = -\alpha_I I_{CO} (e^{V_{CB}/V_T} - 1)$$

$I_{CO}$  and  $\alpha_I$  are reverse saturation currents of diode at collector junction and current amplification factor in inverted mode respectively.

$I_{EI}$  and  $I_{CI}$  are emitter and collector current resp. in the inverted operation.



$$I_E = I_{EN} + I_{EI}$$

$$= I_{EO} (e^{V_{EB}/V_T} - 1) - \alpha_I I_{CO} (e^{V_{CB}/V_T} - 1) \quad \text{--- (1)}$$

and  $I_C = I_{CN} + I_{CI}$

$$= -I_{CO} (e^{V_{CB}/V_T} - 1) + \alpha_N I_{EO} (e^{V_{EB}/V_T} - 1) \quad \text{--- (2)}$$

eq<sup>n</sup> (1) and (2) are known as Eber-Moll equations

$I_E$  contains two terms, 1st represents diode eq<sup>n</sup> at emitter junc<sup>n</sup> and 2nd represents a current controlled by collector diode.

Similarly, first terms of  $I_C$  represents the diode eq<sup>n</sup> at collector junc<sup>n</sup> and 2nd term is for current controlled by emitter diode.

$$I_{EN} = I_{EO} (e^{V_{EB}/V_T} - 1)$$




fig 2.

Eber-Moll Model of a p-n-p transistor




fig 3. Eber Moll-Model for normal p-n-p operation.



For a p-n-p transistor in normal mode, C-B arrangement,

$$V_{EB} = F.B. \text{ and } V_{CB} = R.B.$$

Hence  $I_{CI} = 0$  (collector-base diode behaves as open)

$$\text{and } I_{EI} = 0$$

Thus Eber-Moll equivalent circuit is shown in fig. 3

$$\text{Also } \alpha_N I_{EO} = \alpha_I I_{CO} \text{ (Acc. to Reciprocity cond. of BJT.)}$$

$$\therefore I_E = I_{EO} \left( e^{V_{EB}/V_T} - 1 \right) - \alpha_I \left[ \frac{\alpha_N I_{EO}}{e^{V_{EB}/V_T} - 1} - I_C \right]$$

$$= \alpha_I I_C + (1 - \alpha_N \alpha_I) I_{EO} \left( e^{V_{EB}/V_T} - 1 \right)$$

$$\Rightarrow I_E = \alpha_I I_C + I_{REO} \left( e^{V_{EB}/V_T} - 1 \right)$$

where  $I_{REO} = (1 - \alpha_N \alpha_I) I_{EO} = \text{Reverse saturation emitter current}$

Similarly,

$$I_C = \alpha_N I_E - I_{RCO} \left( e^{V_{CB}/V_T} - 1 \right)$$

$$\text{where } I_{RCO} = (1 - \alpha_N \alpha_I) I_{CO}$$

as in active mode  $|V_{CB}| \gg V_T$

$$\boxed{\therefore I_C = \alpha_N I_E + I_{CO}}$$

Standard current eq<sup>n</sup> of transistor in active configuration

# MODELING OF BJT AS AMPLIFIER AT LOW FREQUENCIES


There are three small signal models for BJT used in the analysis and design of transistor amplifiers:-

- (i) h-parameter model
- (ii)  $h_e$ -model
- (iii) hybrid- $\pi$  model.

\* h-parameter model is preferred over the other transistor models due to its advantages as under:-

- (i) At low audio freq. the h-parameters are real numbers because all internal capacitances can be neglected.
- (ii) If h-parameters for one configuration is known, it can be obtained for other configuration easily by a simple conversion.
- (iii) h-parameters can be measured easily from the transistor dc char.
- (iv) h-parameter model is independent of types of the transistor (NPN or PNP)

## Hybrid (h-parameters) Model for Transistor at Low frequencies



In hybrid parameter representation, the input current and output voltage are taken as independent-



Variables whereas input voltage and output current as dependent variables

$$V_i = f_1(I_i, V_o) \text{ and}$$

$$I_o = f_2(I_i, V_o)$$

$$\begin{bmatrix} V_i \\ I_o \end{bmatrix} = \begin{bmatrix} h_{11} & h_{12} \\ h_{21} & h_{22} \end{bmatrix} \begin{bmatrix} I_i \\ V_o \end{bmatrix}$$

The n/w eq<sup>n</sup>s are:-

$$V_i = h_i I_i + h_r V_o$$

$$I_o = h_f I_i + h_o V_o$$


The h-parameters can be defined as:-

(i)  $h_i = h_{11} = \left( \frac{V_i}{I_i} \right)_{V_o=0}$  ; output short-circuited  
(input impedance)

(ii)  $h_r = h_{12} = \left( \frac{V_i}{V_o} \right)_{I_i=0}$  ; input open circuited  
(reverse voltage gain)

(iii)  $h_f = h_{21} = \left( \frac{I_o}{I_i} \right)_{V_o=0}$  ; output short-circuited  
(forward current gain)

(iv)  $h_o = h_{22} = \left( \frac{I_o}{V_o} \right)_{I_i=0}$  ; input open-circuited  
(output admittance)




Equivalent circuit for a transistor in hybrid-parameter representation

# Analysis of a transistor Amplifier circuit using hybrid h-parameters



(a) Basic amplifier circuit.



(b) Hybrid Model for amplifier circuit.

A transistor amplifier consists of a transistor, load resistor, bias supply and ip alternating signal. Its two port n/w is shown in fig. 1 and its equivalent hybrid model is shown in fig. 2.

$$v_i = h_i i_i + h_{re} v_o$$

$$i_o = h_{fe} i_i + h_{oe} v_o$$

(i) Current gain ( $A_i$ )

$$A_i = \frac{i_o}{i_i} = \frac{i_o}{i_i}$$

$$i_o = h_{fe} i_i - h_{oe} i_o R_L$$

$$\frac{i_o}{i_i} = \frac{h_{fe}}{1 + h_{oe} R_L} \quad \text{--- (a)}$$

$$\therefore A_i = \frac{-h_{fe}}{1 + h_{oe} R_L} \quad \text{--- (1)}$$



(ii) Voltage gain ( $A_v$ ) :-

$$A_v = \frac{V_o}{V_i}$$

$$A_v = \frac{-i_o R_L}{V_i} \quad (\because V_o = -i_o R_L)$$

$$= \frac{-A_i i_i R_L}{V_i} \quad \because i_o = i_i A_i$$

$$A_v = \frac{-A_i R_L}{Z_i} \quad Z_i = \frac{V_i}{i_i}$$

Substituting the value of  $A_i$  in eqn (1)

$$A_v = - \left( \frac{h_f}{1 + h_o R_L} \right) \frac{R_L}{Z_i}$$

$$A_v = \frac{-h_f}{Z_i \left( \frac{1}{R_L} + h_o \right)} \quad (2)$$

(iii) Input Impedance ( $Z_i$ ) :-

$$Z_i = \frac{V_i}{i_i}$$

$$Z_i = \frac{h_i i_i + h_r V_o}{i_i}$$

$$Z_i = h_i - \frac{h_r i_o R_L}{i_i} \quad (\because V_o = -i_o R_L)$$

$$Z_i = h_i - h_r A_i R_L$$

Putting  $A_i$  from eqn (1)

$$Z_i = h_i - \frac{h_r h_f}{h_o + \frac{1}{R_L}} \quad (3)$$

(iv) Output Impedance :- ( $Z_o$ ) :- ( $R_L \rightarrow \infty$  and  $V_i \rightarrow 0$ )

$$Z_o = \frac{V_o}{I_o}$$

When  $V_i = 0$ ,  $i_i$  can be obtained from 1st n/w eqn as:-

$$0 = i_i h_i + h_r V_o$$

$$i_i = \frac{-h_r V_o}{h_i} \quad \text{--- (b)}$$

now consider 2nd n/w eqn:-

$$I_o = h_f i_i + h_o V_o \quad \text{--- (c)}$$

Putting value of  $i_i$  from (b) in (c) :-

$$\frac{I_o}{V_o} = h_o - \frac{h_f h_r}{h_i}$$

$$Z_o = \frac{1}{h_o - \frac{h_f h_r}{h_i}}$$

If  $h_r$  is very small and  $h_i$  is large

$$Z_o \approx \frac{1}{h_o}$$



# h-parameters Analysis of a Common-Emitter Amplifier

Let us consider a CE amplifier circuit as shown in fig. 1. The h-model for CE configuration is shown in fig. 2.




fig. 1: CE PNP transistor amplifier





fig. 2: Equivalent Model for CE Amplifier

In circuit of fig. 2, capacitance  $C$  is neglected because impedance is assumed to be zero over the given range of freq.  $h_{re}$  is also neglected because most of the transistors give very small value ( $\sim 10^{-5}$ ).  $h_{oe}$  is neglected as it is of the order of  $10^{-5}$  mho. Hence it has very large value of  $\frac{1}{h_{oe}}$ . The equivalent circuit thus obtained is shown in fig. 3.



From circuit,

$$v_i = h_{ie} i_b$$

$$i_c = h_{fe} i_b$$

$$\Rightarrow h_{fe} = \frac{i_c}{i_b}$$

(i) Current gain  $A_{ie} = h_{fe} = \frac{i_c}{i_b}$

(ii) Voltage gain  $A_{ve} = \frac{v_o}{v_i}$

$$= \frac{-i_c R_L}{h_{ie} i_b} = \frac{-h_{fe} i_b R_L}{h_{ie} i_b}$$

$$= \frac{-h_{fe}}{h_{ie}} R_L$$

(iii) Power gain,  $A_{pe} = |\text{Current gain}| \times |\text{Voltage gain}|$


$$= \frac{h_{fe}^2}{h_{ie}} \times R_L$$

### Hybrid Model for Common-Base Amplifier


$$v_e = h_{ib} i_c + h_{rb} v_c$$

$$i_c = h_{fb} i_e + h_{ob} v_c$$






Common-base Amplifier (Fig. 1)



Hybrid Equivalent circuit. (Fig. 2)

For most of the transistors,  $h_{fb} \approx 10^{-4}$  (very small) and  $\frac{1}{h_{ob}} \approx 100 \text{ k}\Omega$ , hence  $h_{fb} V_c$  (voltage generator) and shunt impedance  $\frac{1}{h_{ob}}$  can be omitted. Thus simplified circuit is shown in fig. 3, with reduced eq<sup>n</sup>s

$$\left. \begin{aligned} V_c &= h_{fb} i_e \\ i_c &= h_{fb} i_e \end{aligned} \right\}$$



1) Current gain  $A_i = \frac{i_c}{i_e}$

$$\boxed{A_i = h_{fb}}$$

2) Voltage gain  $A_v = \frac{V_c}{V_e} = \frac{-i_c R_L}{V_e}$  ( $\because V_c = V_o = -i_c R_L$ )

$$A_v = \frac{-i_c h_{fb} R_L}{h_{ib} i_e}$$

$$A_v = -\frac{h_{fb}}{h_{ib}} R_L$$

where  $\frac{h_{fb}}{h_{ib}} = g_m = \text{trans conductance}$

$$A_v = -g_m R_L$$

(iii) Power gain


$$A_p = |A_i| |A_v| = \frac{h_{fb}^2 R_L}{h_{ib}}$$

In common-base configuration  $A_i \leq 1$ ,


$$A_p \approx |A_v| = \frac{h_{fb} R_L}{h_{ib}}$$

$$A_p = g_m R_L$$

### Hybrid Model for Common Collector Amplifier




Common collector Amplifier



Hybrid equivalent ckt.





Redrawn CE circuit

Fig. 3.




Fig. 4.

Hybrid equivalent circuit, can be simplified by ignoring  $h_{re} V_c$  and  $\frac{1}{h_{oc}}$ . Thus simplified is shown in fig 4.

from circuit,

$$i_e = -(i_c + i_b) = -(1 + h_{fe}) i_b$$

$$V_i = h_{ie} i_b + (-i_e) R_L \quad (\because i_c = h_{fe} i_b)$$

$$V_o = -i_e R_L$$

(i) Current gain ( $A_{ic}$ ) :-  $A_{ic} = \frac{i_c}{i_b} = -(1 + h_{fe}) \approx -h_{fe}$

(ii) Voltage gain ( $A_{vc}$ ) :-  $A_{vc} = \frac{V_o}{V_i} = \frac{-i_e R_L}{h_{ie} i_b - i_e R_L}$

$$= \frac{R_L}{h_{ie} \left( \frac{i_b}{-i_e} \right) + R_L}$$

$$= \frac{R_L}{\left( \frac{h_{ie}}{1 + h_{fe}} \right) + R_L}$$

$$\therefore A_{vc} = \frac{R_L}{R_L + \left( \frac{h_{ie}}{h_{fe}} \right)}$$

Since  $\frac{h_{fe}}{h_{ie}} = g_m = \text{transconductance}$

$$A_{vc} = \frac{g_m R_L}{g_m R_L + 1} \leq 1$$

(iii)

Power gain

$$A_{pc} = |A_{vc}| |A_{ic}| = \frac{h_{fe} g_m R_L}{g_m R_L + 1}$$



# FIELD EFFECT TRANSISTORS

A field effect transistor is a unipolar device in which current conduction is only by one polarity carrier (i.e. majority carrier). Flow of current is controlled by electric field.

FET can be categorized into two types :-

- (i) Junction field effect transistor (JFET)
- (ii) Metal oxide semiconductor field effect transistor (MOSFET).

\* FET has many advantages over BJT :-

- (i) In BJT output current is controlled by input current, so named as current controlled device, while FET is voltage controlled device.
- (ii) The input to BJT amplifier involves a F.B. PN-junc<sup>n</sup> with low resistance, while input to FET involves a reverse biased PN-junc<sup>n</sup> with very high resistance.
- (iii) Thermally stable than BJT
- (iv) Less noise than BJT.

\* The main drawback of FET is relatively small gain B.W. product



## JUNCTION FIELD EFFECT TRANSISTOR (JFET)

It can be of two kinds




- (i) N-channel. It is made of N-type semiconductor
- (ii) P-channel. It is made of P-type semiconductor






\* A JFET is a three terminal device, namely, source drain and gate terminal. It consists of a P-type or n-type silicon bar containing two P-N junctions as shown in fig. The two P-n junctions forming diodes are connected internally and a common terminal called gate is taken out



Symbol of JFET / CONSTRUCTION



N-channel JFET




P-channel JFET




- 1) Source:- Terminal through which majority carriers enter the bar.
- 2) Drain:- Terminal through which majority carriers leave the bar.
- 3) Gate:- form P-N junc<sup>n</sup>
- 4) Channel:- Space b/w two gates through which majority carriers pass.

### CIRCUIT SYMBOL & NOTATION



N-Channel



P-Channel

## JFET



1. Unipolar device
2. Voltage controlled device
3. Low noise level
4. High input impedance
5. Gain is characterised by transconductance
6. Better thermal stability
7. High power gain
8. Fabrication of FET is simple.
9. Smaller size, longer life, high efficiency
10. Tolerate much level of radiation

## BJT



- Bipolar device
- Current controlled device
- High noise level
- Low input impedance
- Gain is characterised by Voltage gain / Current gain.
- Less thermal stability
- Low power gain
- Fabrication is little tough
- Less life & less efficiency in comparison to JFET
- Less radiation tolerance.



# WORKING

- \* Suppose that gate  $g$  has been R.B. and drain battery  $V_{DD}$  is not connected. Depletion layer formed symmetrically about the gates (as in fig. 1).
  - \* Further consider drain battery connected & gate battery removed. Suppose  $R_{DS}$  is resistance from drain to source. So, due to current  $I_D$  there will be uniform voltage drop from drain to source. Consider potential at two points A and B. ( $V_A > V_B$ ) (as shown in fig. 2)
  - \* Now in proper working of JFET. Both batteries  $V_{GG}$  &  $V_{DD}$  connected simultaneously. Reverse biasing effect on P-N junc<sup>n</sup> is stronger near drain ~~too~~ than near source. Due to this reason penetration at A is more than B.
- When gate-bias is increased further, a stage is reached when two depletion regions touch each other &  $I_D$  becomes zero.

NOTE:- Since -ve gate Voltage control current so, it is called Voltage controlled device.

Fig. 1




Fig. 2






Fig. 3





# JFET CHARACTERISTICS




\* Types of static characteristics:-


1.7 Static drain characteristics ( $I_D$  vs  $V_{DS}$ )

- $V_{GS} = 0$  (Gate is shorted to source)
- $V_{DS} = 0$ , hence  $I_D = 0$ .
- As  $V_{DS} \uparrow$ ,  $I_D \uparrow$  linearly upto A (knee point)
- Increasing  $I_D$ , reverse bias the gate junction and channel begins to constrict.
- As  $V_{DS}$  increases,  $I_D$  reaches to point B. (pinch-off point)
- At pinch off point channel is more or less blocked
- Pinch-off is defined as the min. drain to source voltage where the drain current approaches a constant value. Pinch-off does not mean  $I_D$  cut off or channel is completely closed. & hence  $I_D$  does not reduce to zero.
- Region BC is saturation, with continuous increase in  $V_{DS}$  to point C, breakdown takes place.





TRANSFER CHARACTERISTICS (OR TRANS CONDUCTANCE CHARACTERISTICS)



The transfer char. of a JFET is a plot of output current  $I_D$  vs input voltage,  $V_{GS}$  for a constant  $V_{DS}$ . By reading the value of  $I_D$  and  $V_{GS}$  for a particular value of  $V_{DS}$  the transconductance curve can be drawn.

This curve using 4 points can be obtained by considering following values of  $V_{GS}$  and  $I_D$ .

	$V_{GS}$	$I_D$ (mA)
(i)	0	$I_{DSS}$
(ii)	$0.3V_p$	$\frac{I_{DSS}}{2}$
(iii)	$0.5V_p$	$\frac{I_{DSS}}{4}$
(iv)	$V_p$	0

$$I_D = I_{DSS} \left( 1 - \frac{V_{GS}}{V_p} \right)^2$$

where  $I_D$  = drain current  
 $I_{DSS}$  = value of saturation drain current at  $V_{GS} = 0V$

$V_{GS}$  = gate to source voltage

$V_p = V_{GS}$  at  $I_{DS} = 0$  (pinch-off voltage)

### JFET Parameters :-

- (i) Drain Resistance :-  $r_{d} = \left( \frac{\partial V_{DS}}{\partial I_D} \right)_{V_{GS}}$  ; where  $V_{GS}$  is constant
- (ii) Transconductance ( $g_m$ ) :-  $\left( \frac{\partial I_D}{\partial V_{GS}} \right)_{V_{DS}}$  , where  $V_{DS}$  is constant
- (iii) Amplification factor ( $\mu$ ) =  $-\left( \frac{\partial V_{DS}}{\partial V_{GS}} \right)_{I_D}$  , where  $I_D$  is constant

-ve sign indicates that when  $V_{GS}$  is increased,  $V_{DS}$  is decreased for a constant  $I_D$ .



## JFET Applications:-

- (i) JFET are used in cascade amplifiers in test and measuring devices, because of low level noise.
- (ii) They can be used in Voltage Variable resistor (VVR) because of variable resistance in Ohmic region.
- (iii) They are used in low freq. amplifiers (hearing aid etc.) , because of low coupling capacitor.
- (iv) They can be used in analog switches.
- (v) They have very high power gain.
- (vi) They are preferred in computers and other IC's because of small sizes.

## METAL OXIDE SEMICONDUCTOR FET :-

\* \* \* \* \*



In this device, gate ~~part~~ consists of metal and kept isolated from channel by inserting a thin layer of  $\text{SiO}_2$  insulator. For this reason they are also called IGFETs (Insulated Gate field effect transistor).

Types :-

- 1:7 Enhancement Type
- 2:7 Depletion Type.



## 1.7 E-MOSFET



MOSFET's do not have continuous channel for conduction.


Construction: A lightly doped p-type semiconductor is taken as a substrate and two lightly doped N<sup>+</sup> type regions diffused in it. One N-region is source and other is drain D. These are separated by distance  $1\text{mm}$ . A thin layer of insulating material i.e. ( $\text{SiO}_2$ ) is then deposited leaving only two holes for connections to the source and the drain. A thin layer of a metal is now deposited over the  $\text{SiO}_2$ . This metallic layer acts as gate, insulator ( $\text{SiO}_2$ ) and semiconductor channel together forms a parallel plate capacitor which replace the p-n junction of JFET. Input Impedance is very high due to insulating layer ( $10^{10} - 10^{15} \Omega$ ).



## OPERATION


Suppose  $V_{GS} = 0$ , a very small drain current will flow due to minority carriers present in the substrate of p-type. When +ve voltage is applied at the gate w.r.t. source i.e.  $V_{GS}$  is +ve, an electric field is produced through capacitor that draws minority carriers from the substrate towards the n-region b/w source and drain forming channel of N-type material i.e. +ve potential at the gate induces opp. charges between source and drain which acts as N-channel. Hence this channel is known as induced channel. As a result conductivity increases and current flows through this channel. Therefore drain current strongly increases with increase in  $V_{GS}$ .

### Drain char. of N-channel E-MOSFET







# \* DEPLETION TYPE MOSFET \*



SiO<sub>2</sub> dielectric layer



When  $V_{GS} = 0$ , a very small drain current flows due to minority carriers in p-type substrate. When  $-ve$  voltage is applied at the gate w.r.t. source  $V_{GS}$  becomes  $+ve$ , thus an electric field is produced which is perpendicular to the capacitor. In this process free carriers present in the substrate are moved away from insulator-channel boundary. This creates depletion layer at channel. Width of depletion layer at gradually increases from source to drain because potential of points near drain will be larger creating larger depletion width. This results in narrowing of the channel width and a pinch off situation will arise. In this cond<sup>n</sup> channel will be wedge shaped.





# BOOLEAN ALGEBRA AND MINIMIZATION TECHNIQUES

## \* BOOLEAN POSTULATES \*

### 1. COMMUTATIVE LAW :-

$$(a) a + b = b + a$$

$$(b) a \cdot b = b \cdot a$$

### 2. ASSOCIATIVE LAW :-

$$(a) a + (b + c) = (a + b) + c$$

$$(b) a \cdot (b \cdot c) = (a \cdot b) \cdot c$$

### 3. DISTRIBUTIVE LAW :-

$$(a) a + (b \cdot c) = (a + b) \cdot (a + c)$$

$$(b) a \cdot (b + c) = (a \cdot b) + (a \cdot c)$$

### 4. IDENTITY ELEMENTS

$$(i) a + 0 = 0 + a = a$$

$$(ii) a \cdot 1 = 1 \cdot a = a$$

### 5. COMPLEMENT LAW :-

$$(i) a + \bar{a} = 1$$

$$(ii) a \cdot \bar{a} = 0$$

## \* PRINCIPLE OF DUALITY \*

In boolean algebra if the dual of any expression is desired simply replace every '+' with '.' and every '.' with '+' or every '0' with '1' and every '1' with '0'

S.No.	Boolean Expression	Dual Expression
1.	$A + 0 = A$	$A \cdot 1 = A$
2.	$A + 1 = 1$	$A \cdot 0 = 0$
3.	$A + A = A$	$A \cdot A = A$
4.	$A + \bar{A} = 1$	$A \cdot \bar{A} = 0$

## BOOLEAN THEOREM

### 1. TAUTOLOGY LAW:-

(i)  $a + a = a$

(ii)  $a \cdot a = a$

Proof:- (i) L.H.S =  $(a + a)$   
 $= (a + a) \cdot 1$   
 $= (a + a)(a + \bar{a})$   
 $= a + a \cdot \bar{a}$   
 $= a = R.H.S$

(ii) L.H.S =  $a \cdot a$   
 $= a \cdot a + 0$   
 ~~$= a \cdot a + a \cdot \bar{a}$~~   
 $= a \cdot a + a \cdot \bar{a}$   
 $= a(a + \bar{a})$   
 $= a \cdot 1 = R.H.S$



## 2. UNION LAW:-

- (i)  $a + 1 = 1$
- (ii)  $a + 0 = a$

Proof:- (i) L.H.S =  $a + 1$   
 $= (a + 1) \cdot 1$   
 $= (a + 1) \cdot (a + \bar{a})$   
 $= a + 1 \cdot \bar{a}$   
 $= a + \bar{a} = 1 = R.H.S$

(ii) L.H.S =  $a + 0$   
 $= a + (a \cdot \bar{a})$   
 $= (a + a) \cdot (a \cdot \bar{a})$   
 $= a \cdot 1$   
 $= a = R.H.S.$

## 3. INTERSECTION LAWS:-

- (i)  $a \cdot 1 = a$
- (ii)  $a \cdot 0 = 0$

(i) L.H.S =  $a \cdot 1$   
 $= a \cdot (a + \bar{a})$   
 $= a \cdot a + a \cdot \bar{a}$   
 $= a + 0 = a = R.H.S.$

(ii) L.H.S =  $a \cdot 0$   
 $= a \cdot 0 + 0$   
 $= a \cdot 0 + a \cdot \bar{a}$   
 $= a(0 + \bar{a})$   
 $= a \cdot \bar{a} = 0 = R.H.S$

#### 4. ABSORPTION LAWS:-

$$(i) a \cdot (a+b) = a$$

$$(ii) a + ab = a$$

$$(iii) a + \bar{a}b = a + b$$

$$(iv) a \cdot (\bar{a} + b) = a \cdot b$$

Proof:-

$$(i) a \cdot (a+b)$$
$$= a \cdot a + a \cdot b$$
$$= a + ab$$
$$= a \cdot 1 + ab$$
$$= a(1+b)$$
$$= a = R.H.S$$

$$(ii) a + ab = a \cdot 1 + ab$$
$$= a(1+b)$$
$$= a = R.H.S.$$

$$(iii) L.H.S = a + \bar{a}b$$
$$= (a + \bar{a})(a+b) \text{ (Using distributive law)}$$
$$= 1 \cdot (a+b)$$
$$= a+b$$

$$(iv) L.H.S = a \cdot (\bar{a} + b)$$
$$= a \cdot \bar{a} + a \cdot b$$
$$= 0 + ab$$
$$= ab = R.H.S.$$



## 5. DOUBLE NEGATION LAW

$$\begin{aligned}\overline{\overline{a}} &= a \\ \text{L.H.S} &= \overline{\overline{a}} \\ &= \overline{a} \cdot 1 \\ &= \overline{a} \cdot (a + \overline{a}) \\ &= (\overline{a} \cdot a) + (\overline{a} \cdot \overline{a}) \\ &= \overline{a} \cdot a + 0 \\ &= \overline{a} \cdot a + \overline{a} \cdot a \\ &= (\overline{a} + \overline{a}) \cdot a \\ &= 1 \cdot a \\ &= a = \text{R.H.S}\end{aligned}$$

## 6. DE-MORGAN'S LAW

(i)  $\overline{a+b} = \overline{a} \cdot \overline{b}$  v. imp.

(ii)  $\overline{a \cdot b} = \overline{a} + \overline{b}$

Proof- (i)  $\overline{a+b} = \overline{a} \cdot \overline{b}$

It is sufficient to prove that,  
do the proof from book

Quest 1. Find the dual of the following boolean expression :-

(i)  $A + AB = A$

Dual expression of  $A + AB = A \cdot (A + B)$   
 { Replace '+' with '.' and '.' with '+' }

(ii)  $A + \bar{A}B = A + B$   
 $A \cdot (\bar{A} + B) = A \cdot B$

Quest 2. Prove the following expressions :-

(i)  $A + \bar{A}B + AB = A + B$

(i) L.H.S =  $A + \bar{A}B + AB$   
 $= A(1+B) + \bar{A}B$   
 ~~$= A + AB + \bar{A}B + AB$~~   
 $= A + \bar{A}B$   
 $= (A + \bar{A})(A + B)$   
 $= 1 \cdot (A + B) = R.H.S$

(ii)  $ABCD + A\bar{B}CD = ACD$

L.H.S =  $ABCD + A\bar{B}CD$   
 $= ACD(B + \bar{B})$   
 $= ACD = R.H.S$

(iii)  $AB + \bar{A}C + BC = AB + \bar{A}C$

L.H.S =  $AB + \bar{A}C + BC$   
 $= AB + \bar{A}C + (A + \bar{A})BC$   
 $= AB + \bar{A}C + ABC + \bar{A}BC$   
 $= AB + ABC + \bar{A}C + \bar{A}BC$   
 $= AB(1+C) + \bar{A}C(1+B) = AB + \bar{A}C = R.H.S$



$$(iv) (X + \bar{Y} + XY) (X + \bar{Y}) (\bar{X}Y) = 0$$

$$L.H.S = (X + \bar{Y} + XY) (X + \bar{Y}) (\bar{X}Y)$$

$$= (X + \bar{Y} + XY) (X + \bar{Y} + 0) (\bar{X}Y)$$

$$= (X + \bar{Y}) (X + \bar{Y} + 0) (\bar{X}Y)$$

$$= ((X + \bar{Y}) + XY \cdot 0) (\bar{X}Y) = (X + \bar{Y}) \cdot (\bar{X}Y)$$

$$= X\bar{X}Y + \bar{X}Y\bar{Y}$$

$$= 0 \cdot Y + \bar{X} \cdot 0 = 0 = R.H.S$$

$$(V) \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + A\bar{B}\bar{C} = A$$

$$\bar{A}\bar{B}(\bar{C} + C) + \bar{A}B(\bar{C} + C) + A\bar{B}\bar{C}$$

$$\bar{A}\bar{B} + \bar{A}B + A\bar{B}\bar{C}$$

$$= \bar{A}(\bar{B} + B) + A\bar{B}\bar{C}$$

$$= \bar{A} + A\bar{B}\bar{C}$$

$$= \bar{A} + \bar{B} \cdot \bar{C} \quad (\because A + \bar{A}B = A + B)$$

$$= \bar{A} + \overline{B+C} \quad (\text{using De-Morgan's Law})$$

Hence Proved.

Ques 3. Simplify :-

$$Y = \overline{A \cdot B} (A + \bar{B})$$

$$Y = (\bar{A} + \bar{B})(A + \bar{B})$$

$$= \bar{A}A + \bar{B}A + \bar{A}\bar{B} + \bar{B}\bar{B}$$

$$= 0 + A\bar{B} + \bar{A}\bar{B} + \bar{B}$$

$$= A\bar{B} + \bar{A}\bar{B} = \bar{B}(A + \bar{A}) = \bar{B}$$

# LOGIC GATES

Logic gates are building blocks of any digital system. They can be constructed by using simple switches, relays, diodes, transistors or integrated circuits.

It is defined as an electronic device with logical manipulation and one or more than one inputs and only one output is called logic gate.

\* The logic gates are classified as:-

(i) Basic Gates :- AND Gate  
OR Gate  
NOT Gate


(ii) Universal Gates :- NAND gate  
NOR gate

(iii) Special purpose gates :- Exclusive OR gate  
Exclusive NOR gate

## AND GATE

$$Y = A \text{ (AND) } B = A \cdot B$$

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1




\* The OP of AND gate is '1' if and only if all the inputs are at high logic i.e. 1



## OR Gate

$$Y = A(\text{OR})B = A + B$$

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1



\* The output of an OR gate is 1 if and only if any one or more than one input at any time is high i.e. '1'


## NOT Gate

\* It is also termed as inverter

$$Y = (\text{NOT})A = \bar{A}$$

The NOT operation is also termed as inversion or complementation

A	$Y = \bar{A}$
0	1
1	0




## NAND Gate

The ~~NAND~~ NAND gate is basically NOT-AND gate. It is also termed as universal gate since any boolean expression can be realized using it.

$$Y = \overline{A \cdot B}$$

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0



\* The opp of a NAND gate is 1 if and only if any one or more than one input at any time is low i.e. at logic '0'.

### NOR Gate

The NOR gate is basically NOT-OR gate. It is also a universal gate.

$$Y = \overline{A + B}$$

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0



### EXCLUSIVE-OR GATE

$$Y = A (\text{EX-OR}) B$$


$$= A \oplus B$$

$$Y = \overline{A}B + A\overline{B}$$


\* The output is 1 if and only if the inputs are different.



A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0



$$Y = \bar{A}B + A\bar{B}$$




### EXCLUSIVE NOR gate

$$\begin{aligned}
 Y &= A(\text{EX-NOR})B \\
 &= A \odot B = \overline{A \oplus B} \\
 &= AB + \bar{A}\bar{B}
 \end{aligned}$$

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1




\* The o/p is 1 if and only if the inputs are same.




Ques 1. Construct the following logic gates with the help of NAND gate

(i) AND gate :-




(ii) OR gate :-





(iii) EX-OR gate:-  
 $Y = A \oplus B$



Q. Realise the logic expression  $Y = \overline{BC} + \overline{A}C + \overline{A}B$  using basic gates.



Q. Implement  $Y = \overline{AB} + A + (\overline{B+C})$  using NAND gates only.

Ques. Simplify the logic ckt. shown in fig.

